



# Alexandria University

## Faculty of Engineering

Computer and Communications Department

### CC423: Advanced Computer Architecture

#### Sheet 2: Pipelining Review

---

1. Suppose the branch frequencies (as percentages of all instructions) are as follows:
  - Conditional branches 15%
  - Jumps and calls 1%
  - Taken conditional branches 60% are taken
  - a. We are examining a four-deep pipeline where the branch is resolved at the end of the second cycle for unconditional branches and at the end of the third cycle for conditional branches. Assuming that only the first pipe stage can always be done independent of whether the branch goes and ignoring other pipeline stalls, how much faster would the machine be without any branch hazards?
  - b. Now assume a high-performance processor in which we have a 15-deep pipeline where the branch is resolved at the end of the fifth cycle for unconditional branches and at the end of the tenth cycle for conditional branches. Assuming that only the first pipe stage can always be done independent of whether the branch goes and ignoring other pipeline stalls, how much faster would the machine be without any branch hazards?
2. We begin with a computer implemented in single-cycle implementation. When the stages are split by functionality, the stages do not require exactly the same amount of time. The original machine had a clock cycle time of 7 ns. After the stages were split, the measured times were IF, 1 ns; ID, 1.5 ns; EX, 1 ns; MEM, 2 ns; and WB, 1.5 ns. The pipeline register delay is 0.1 ns.
  - a. What is the clock cycle time of the 5-stage pipelined machine?
  - b. If there is a stall every 4 instructions, what is the CPI of the new machine?
  - c. What is the speedup of the pipelined machine over the singlecycle machine?
  - d. If the pipelined machine had an infinite number of stages, what would its speedup be over the single-cycle machine?
3. In this problem, we will explore how deepening the pipeline affects performance in two ways: faster clock cycle and increased stalls due to data and control hazards. Assume that the original machine is a 5-stage pipeline with a 1 ns clock cycle. The second machine is a 12-stage pipeline with a 0.6 ns clock cycle. The 5-stage pipeline experiences a stall due to a data hazard every 5 instructions, whereas the 12-stage pipeline experiences 3 stalls every 8 instructions. In addition, branches constitute 20% of the instructions, and the misprediction rate for both machines is 5%.

- a. What is the speedup of the 12-stage pipeline over the 5-stage pipeline, taking into account only data hazards?
- b. If the branch mispredict penalty for the first machine is 2 cycles but the second machine is 5 cycles, what are the CPIs of each, taking into account the stalls due to branch mispredictions?